In this paper, we present a n e f i c i e n t heuristic algorithm for 
Introduction
As VLSI technology advances, interconnection and packaging technology have become bottlenecks in the system performance. For advanced IC design, three to five routing layers are commonly used t o achieve high-performance, highdensity design. Multi-chip module (MCM) technology was developed t o increase packing densities, eliminate packaging level interconnections, and to provide more layers for routing. In both the multi-layer IC and MCM designs, the designer or automatic layout tools may use variable widths and spacings for different nets or different segments of the 0-89791-847-9/97/0006/$3.50 DAC 97 -06/97 Anaheim, C A , USA same net to optimize the performance and density [l5] , which often results in gridless layout.
Because multi-layer gridless routing is a complex threedimensional general area routing problem, it is not easy to incorporate different design objectives, such as delay minimization, wire length minimization, via minimization or crosstalk minimization all into a single router and expect it to meet every requirement. Therefore, it is important to perform certain post-layout optimizations (e.g., layer assignment) to help the router to meet the various design constraints and produce better routing solutions.
Traditionally, the post-layout layer assignment problem is discussed in the context of the via minimization problem for two-layer VLSI routing. There are two approaches for the two-layer via minimization problem: constrained via minimization in which only layer assignments can be changed (e.g., [1]-[7] ) and unconstrained via minimization (or topological via minimization) in which both the routing topology and layer assignments can be changed (e.g., [8]-[9] In this paper, we introduce the notion of the extended conflict-continuation (ECC) graph to represent the multilayer layer assignment problem. We propose a linear time optimal algorithm that solves the special case when the ECC graph is a tree. For the general layer assignment problem where the ECC graph is not a tree, our algorithm constructs a sequence of induced subtrees from the ECC graph and applies our linear time optimal algorithm to each induced subtree.
Problem Formulation
Given an existing valid layout, we first break the layout into wire segments and via candidates. A wire segment is a piece of wire assigned t o a single layer during the layer assignment. A via candidate corresponding to a possible location in the layout where the wire segments of the same net may connect to each other by a via. We extend the concept of a conflict-continuation graph by Pinter [S] so that it can handle the multi-layer problem properly. In our eatended conflictcontinuation (ECC) graph, we have wire vertices and via vertices to represent the corresponding wire segments and via candidates, respectively.' In addition to layer assign- 'Chang and Du[lO] also introduced via vertices, but our representation differs from theirs in defining conflict edges and considering layer assignments for the via vertices.
Optimal Algorithm for Trees
It turns out that when the ECC graph is a tree, we can solve the layer assignment problem optimally in linear time. It enables us to optimize a large portion (an induced subtree) of the ECC graph when it is not a tree (as presented in the next section).
We define c h ( u ) to be the set of child vertices of U and pa(u) to be the parent of a in the tree. For a layer assignment U on a tree, we define the cost for? layer assignment ,(u) ). This cost contains three parts: the layer assignment cost for a , the edge costs of edges between a and its children, and the costs of subtrees rooted a t the children of U . We define 
vEch(u)
Based on this formula, our algorithm consists of a bottom up cost computation and a top down layer assignment. For the bottom up cost computation, we make sure that when
Therefore, when the parent of vertex IJ is assigned to layer i, the best assignment for v is layer b, [i] .
After the cost array M C , is computed for the root r , we know the minimum cost for the whole tree and the best layer assignment of r by checking the minimum cost in array MC,. We then perform a top down layer assignment according t o the bw array of each vertex v.
We summarize our optimal layer assignment algorithm for trees as follows: no via is used at this location). Note that we can easily represent vias connecting more than one layer (stacked vias) under this representation.
In our ECC graph, a continuation edge between two vertices exists if it connects a via verte)t and a wire vertex of the same net which are adjacent t o each other. A confiict edge exists if the two vertices it connects can not be assigned to certain layers a t the same time. If we have conflict edges e,,w and e,,,,,, continue edge e,,,,,, and w as a via vertex, the edge e,,u is redundant and will be removed from the graph, because the constraints set by e,,, is implied by e,,,,,. Figure 1 shows an example of a layout and the corresponding ECC graph. To demonstrate the representation capability of ECC graph, we make a 3-way wire split and a stacked via in via vertex e. We also assume segments 7 and 12 are too close to be assigned in the same layer and via vertices c and d are too close to have vias at the same time. These explain the existence of edges e 7 , b , e f , 1 2 and e c , d . Note that we do not have edge e7,12 which is a redundant edge.
For each vertex a , we use a vertex cost array Au [m] to specify the cost of assigning vertex U to layer m. For each edge eU,*, we associate an edge cost matrix M u , u [ m , n ] , which gives the cost for assigning a to layer m and v to layer n a t the same time.
Given an ECC graph G = (V, E ) and a layer assignment U that assigns each vertex v into layer u(v), we compute the cost of U as follows. Our goal for the layer assignment problem is to find a layer assignment U* with the minimum cost, i.e., COST(u*) 5 COST(u) for any U .
For the via minimization problem, the cost comes from the via count and the penalty of layer assignment that causes the design rule violations. The vertex cost A, for each via vertex a is the via count on that vertex. Any forbidden layer assignment of an edge or vertex will be assigned a cost M A X to the corresponding entry in the vertex or edge cost, where M A X is a number larger than the total cost of any feasible layer assignment. Since K is a constant in our algorithm, we have O(l V I) linear time algorithm for optimal K-layer layer assignment for trees. In practice, h ' = 2 t o 5 for modern ICs, and usually less than 10 for most PCB/MCM designs.
An Efficient Heuristic for General Graphs
In general, the ECC graph of a layer assignment problem may not be a tree, but we can build a heuristic algorithm by optimizing a sequence of subproblems in it. If we choose a subset S of the vertices in the ECG graph G and fix the layer assignments for the vertices outside of S , the original layer assignment problem is reduced to the layer assignment for S . Since we need t o consider all the edges among vertices in S which are originally in G, we need to consider the subgraph induced by S. T h e definition for induced subgraph is shown below.
Definition 1 A subgraph GI = (VI, E') is a n induced sub- 
W h e n a n induced subgraph of G is a tree, it is called a n induced subtree.
To extend our K-LAT algorithm to an induced subtree, we simply add the costs of the edges between a tree vertex II and the adjacent non-tree vertices to the layer cost A, for U , so that the layer cost for each tree vertex will also include the costs due t o its relations with its non-tree neighbors. Then we can apply K-LAT algorithm directly on the induced subtree. The resulting algorithm is called K-LATI (I<-LAT for Induced subtrees).
Because K-LAT is optimal, K-LATI is also optimal. We have the following corollary:
Corollary 1 Given a n ECC graph G, a feasible assignment U , and a n induced subtree T = (VI, E') of G, I<-LATI algorithm jinds a m i n i m u m cost layer assignment o f T i n 0 ( ( V' I +I Cb'T(V', V -VI) I) time, where the C U T ( V ' , V -

V') is the set of edges connecting V' and V -VI.
Proof: Please see [16] .
In order to take advantage of K-LATI algorithm, we need t o find a sequence of large induced subtrees so that the whole graph is covered by these subtrees.
Our induced subtree finding algorithm starts with an arbitrary vertex T and finds a maximal induced subtree rooted a t r . For vertex v # r , we use label(v) to keep track the number of adjacent vertices of v which is currently in the subtree. Given an initial feasible layer assignment solution n with the ECC graph G, our heuristic algorithm contains several passes. In each pass, we cover G with a set of maximal induced subtrees computed by the FMIST algorithm, and apply K-LATI algorithm to get the optimal layer assignment for these maximal induced subtrees one by one. If there is cost reduction in the current pass, we start aiiother pass. Otherwise, we stop the program. In practice, we observe that the FMIST program is able to find very large induced subtrees (11-38% of the entire graph). Therefore, our algorithm is able t o optimize a large portion of the layout each time. Our heuristic algorithm is summarized as below. 
7'. Mark all vertices in T .
In each pass, each vertex will appear in at least one (and possibly several) induced subtree.
The run time of K-LAG is O(P x ~, , , , , ( l
, where P is number of passes and V P is the set of subtrees found in each pass. In practice, we observed that P is usually two or three.
The choice of scheduler can be very flexible and we may use different heuristics to choose the next unmarked vertex. In our implementation, we simply choose the first unmarked vertex in the vertex list.
Experimental Results
We have implemented K-LAG algorithm for the K-layer constrained via minimization problem using C++. We use the routing solutions generated by the V4R router The experimental results reported here were done on an HP9000 workstation with 160M of memory. Table 1 shows the results obtained by K-LAG algorithm.* For all examples, our algorithm consistently finds induced subtrees of large portions of the whole graph. The average subtree sizes are between 11% and 38% of the whole graph.
We can see that for all test cases the via reductions are above 12%. This is a significant reduction: V4R has very low usage of vias in general, as each two terminal net is routed using no more than four vias in V4R. In fact, it was shown in [13] that the average number of vias used by V4R is only 2.5 vias per two-terminal nets. Table 2 shows the accumulated reductions of K-LAG.
We can find that most of the reductions were done in the first few runs of K-LATI. This shows that the convergence of K-LAG is fast.
We have also used an industrial gridless maze base channel router to obtain a 3-layer gridless routing solution of Deutsch's difficult example [17] and applied K-LAG to it under the restriction that each terminal must originate from the middle layer and the vias at the terminal locations need to be counted as well. We reduced 13 out of 325 vias. The reduction is modest since the layout is very compact and we only allow via candidate points on the intersections of horizontal and vertical wire segments. ' The via numbers for V 4 R shown here are different from those reported in [13] . In V4R, the distribution vias can be stacked t o bring the 1/0 pins on the surface to any routing layer. Each distribution via is counted as one, n o m a t t e r whether it is stacked or not. Also, due t o a n oversight, the distribution vias in a multi-terminal net are over-counted [14] (as each multi-terminal net was broken as a set of independent two-terminal-nets). In our via counting routing, we count each distribution via by the number of layers it spans excluding the surface layer. Moreover, we corrected t h e via over counting problem for multi-terminal nets. T h e same via counting procedure is used t o report the via numbers in columns 6 and 7 . 
Conclusion
We have introduced the notation of an ECC graph to represent the layer assignment problem in multi-layer gridless layout. We showed how t o use the ECC graph to represent the layer assignment problem for via minimization. We have developed linear time optimal layer assignment algorithms K-LAT and K-LATI for a tree or an induced subtree of the ECC graph. Our experimental results show that K-LAG algorithm consistently finds many large induced subtrees in the ECC graph, and achieves significant via reduction compared to the results of the V4R router, which is known to have low usage of vias. Moreover, our K-LAG algorithm scales well to handle very large multi-layer gridless layout. Currently, we are extending our work to delay and cross-talk minimization.
